about MAX V ALTUFM Parallel Interface Timing Spec

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

about MAX V ALTUFM Parallel Interface Timing Spec

974 Views

Hi,

From Altera mv51007.pdf document Table7-16 Parallel Inerface Timing follows the command cycle ( READ/WRITE/ERASE) command cycle varies from 600 ns to 3000 ns. What's the max. requested command time for the READ operation only?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.