Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

about MAX V ALTUFM Parallel Interface Timing Spec

Altera_Forum
Honored Contributor II
‎08-10-2017 10:16 AM
1,156 Views

Hi, 

 

From Altera mv51007.pdf document Table7-16 Parallel Inerface Timing follows the command cycle ( READ/WRITE/ERASE) command cycle varies from 600 ns to 3000 ns. What's the max. requested command time for the READ operation only? 

 

BR
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.