- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
about FPGA power consumption problems, without regard to other, simple 100 lines of code, 30 IO usage,50% ram usage, a PLL phase-locked loop
cyclone iv cyclone v max 10 Which power dissipation is lower? Ep4ce6? Has not installed quartus, no powerplay assessment, please give advice.Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The max 10 will probably have much lower power consumption because it is much smaller. If you're concerned about power and your design fits in the Max 10, use it. For the same design, power consumption goes Max 10 << Cyclone V < Cyclone IV. Keep in mind that FPGAs need more power rails than the Cyclone as well as a configuration method (often a serial flash chip).

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page