Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20881 Discussions

arria 10 use transciever phy ip

smile123
New Contributor I
819 Views

hi,everyone,i have a issue about transciever phy ip,as follows:

    the phy ip is 2 recieve channel,but the rx_is_lockedtoref  signal of ch1 is unstable, ch0 is ok.

    At the same time,i have a phy ip is 1 recieve channel to test the ch0 and ch1, all off them is ok,What is the problem?

Labels (1)
0 Kudos
1 Solution
ZiYing_Intel
Employee
698 Views

Hi smile123,


When CDR is in locked to data mode, the status of rx_is_lockedtoref is unknown; it can be high or low or toggling. You do not need to care about rx_is_lockedtoref when rx_is_lockedtodata is high.


Regards,

zying


View solution in original post

0 Kudos
7 Replies
FvM
Valued Contributor III
783 Views

Hi,
you agree that you are not giving much info about your design?
As a starter question, does your design meet timing? Do you see any warnings, e.g. related to PLL usage?

0 Kudos
smile123
New Contributor I
735 Views

Hi,it is sorry to reply to you now,my .qar project file is below.

0 Kudos
ZiYing_Intel
Employee
748 Views

Hi,


Thanks for submitting the issue. Allow me have some time to look into the issue and I will get back to you with findings.


Best regards,

zying


0 Kudos
ZiYing_Intel
Employee
748 Views

Hi smile123,


Can you share your .qar file here? So that I can try debug the issue from my side.


Best regards,

zying


0 Kudos
smile123
New Contributor I
735 Views

Hi,this is the .qar file.

0 Kudos
ZiYing_Intel
Employee
699 Views

Hi smile123,


When CDR is in locked to data mode, the status of rx_is_lockedtoref is unknown; it can be high or low or toggling. You do not need to care about rx_is_lockedtoref when rx_is_lockedtodata is high.


Regards,

zying


0 Kudos
smile123
New Contributor I
633 Views

ok,thank you for your reply。

0 Kudos
Reply