Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

How to create a black box file

FFT Megafunction Fixed Point

Cyclone IV power estimator

BGA Soldering

LED diode as indicator that FPGA works

A question about Altera

Epm9400

download quartus V10.0

dedicated clock pins and IOs

Assembling an FPGA board on 2 layers PCB

Problem with Stratix IV m9k mem read

New to Modelsim, and a beginner question

Tri-Head PCI card with Altera gpu(?)

Need help on Remote system upgrade of CYCLONE III..urgent

clock gating issue

Featured Content

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Deserializers in Agilex 3 series

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage