Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

DDR differential DQS Cyclone 4

How to insert pixel values?

ADC on Altera DE2 board

Problem of download the code in altera cyclone II kit.

FLASH and SDRAM pins share the same FPGA pin

fixed point multiplication

can not verify DDR SDRAM write activity using SignalTap

MAX7000 initialization problem

Forced LE instantiation

Sum of bit vectors

nios2-elf-ld

VHDL textbook recommendation(s)

DDR2-SDRAM High performance controller

Migrate from EP3C120 to EP3C40 (F484 packet)

rpd file

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM

Re: MAX10 (Select Internal Configuration mode with ERAM )