Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

configure flex10k fpga with atmega16 processor

Altera_Forum
Honored Contributor II
1,832 Views

Hello all,  

 

Im doing a project for the uni. and at this point i sent a *.sof file through rs232 to atmega16 processor and store it in an eeprom through the TWI interface. now i need to configure the *.sof file on flex10k fpga (that sits on up2 education kit) with the processor. i cant find no documentation that relevent (it seems that all documentation is about configuring with quartus 2 program and with byteblaster or similar), farther more my advisor told me that i can find similar project in the altera site, but i dont seem to find anything.  

can someone help me please? 

 

tks,  

 

Nadav
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
886 Views

Hi nadavgavish, 

 

how to configure your flex10k device from your Atmel is described in the Altera Application Note 59: "configuring flex 10k devices (http://www.altera.com/literature/an/an059.pdf)".  

 

Hope this helps...
0 Kudos
Altera_Forum
Honored Contributor II
886 Views

looks like an exploding link you've got there. 

 

http://www.altera.com/literature/an/an059.pdf
0 Kudos
Altera_Forum
Honored Contributor II
886 Views

Configuration methods aren't specific for flex10k, passive serial and passive parallel configuration is basically common between all Altera FPGA. Thus there's actually a lot of application notes and reference designs dealing with this topic. Particularly a project named Microblaster gives a solution for passive serial and parallel configuration through an embedded processor. You'll find it at altera.com. By the way, *.sof files are dedicated to JTAG configuration. *.rbf is used for passive serial normally.

0 Kudos
Altera_Forum
Honored Contributor II
886 Views

Thanks for your help. 

 

I checked the project you talked about and as you said it shows passive serial configuration. 

unfortunally as i sad in my first post My flex10 device sits on up2 education kit, so it forces me to configure the device through the jtag interface and not by passive serial configuration. 

 

thanks again, 

 

Nadav.
0 Kudos
Altera_Forum
Honored Contributor II
886 Views

 

--- Quote Start ---  

it forces me to configure the device through the jtag interface  

--- Quote End ---  

I don't agree. The UP2 configuration chip has a socket that gives access to all PS interface lines. It can be used to connect a microblaster driver. But there are also embedded JTAG solutions based on the Altera JAM Player software.
0 Kudos
Altera_Forum
Honored Contributor II
886 Views

There are still few thing i cant seem to understand.  

The Microblaster program documentation talks about configuring pld's. is it the same as configuring fpga? (specifically, Flex10 device) 

More over it seems the use of byteblaster cable is necessary, is it so? because i need to build the wiring between the atmega16 processor and the up2 devices by myself. 

I also can't find what is the memory requirement for the use of this software. 

I looked also on the jam player, and the memory requirement is too large for use with the atmega16, so i don't think i can use those solutions.  

Thank you again for your help.
0 Kudos
Reply