Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21583 討論

convert .vhd to .bdf

Altera_Forum
榮譽貢獻者 II
4,854 檢視

How i can convert a .vhd file to .bdf?

0 積分
9 回應
Altera_Forum
榮譽貢獻者 II
3,020 檢視

It can't be done in that direction. If you want a graphical view of VHDL code, you can use the RTL viewer after synthesis. But it's not always easy to read

Altera_Forum
榮譽貢獻者 II
3,020 檢視

My question is how to create a project made in vhdl code in a block schematic representation......it can't be made by do create/udate->create ymbol files for current fle?

Altera_Forum
榮譽貢獻者 II
3,020 檢視

 

--- Quote Start ---  

My question is how to create a project made in vhdl code in a block schematic representation......it can't be made by do create/udate->create ymbol files for current fle? 

--- Quote End ---  

 

 

Hi, 

 

as Daixiwen mentioned it is not possible to convert a project written in VHDL into a schematic. Why do you want a schematic ? Only to get an overview of the struture of 

your design? As Daixiwen mentioned you can use the RTL viever of Quartus for that purpose. 

 

Kind regards 

 

GPK
Altera_Forum
榮譽貢獻者 II
3,020 檢視

Iam making a bigger project in block diagram schematic file form and i want to add this .vhd project file to it....

Altera_Forum
榮譽貢獻者 II
3,020 檢視

In that case yes you can right click on the vhdl file in quartus and select "Create Symbol Files for Current File". It will create a bsf file that is a block you can add to your block diagram schematic file.

Altera_Forum
榮譽貢獻者 II
3,020 檢視

Thanks this seems to work!!!!

Altera_Forum
榮譽貢獻者 II
3,020 檢視

 

--- Quote Start ---  

Iam making a bigger project in block diagram schematic file form and i want to add this .vhd project file to it.... 

--- Quote End ---  

 

 

Hi, 

 

then create a symbol of your VHDL project and instanciate it in your schematic: 

 

File -> Create/Update -> Create Symbofile for current file 

 

This option is only active when you open the designfile ! 

 

I have a small project attached. It uses Verilog, but there is no difference for  

Symbol generation. 

 

Kind regards 

 

GPK
Altera_Forum
榮譽貢獻者 II
3,020 檢視

When I try this conversion from vhdl to bsf (symbol) the file>create/update has all menu entries are greyed out (not selectable). What is the trick to creating a symbol?

Altera_Forum
榮譽貢獻者 II
3,020 檢視

Is the file part of the project?

回覆