cyclone III

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

cyclone III

927 Views

Hi,

I use the cyclone 3 board

I want to create the schematic file .bdf for the standard version comes with the card

in the compilation phase I find the following error:

Error: The DQ group with DQS pin "mem_dqs_to_and_from_the_ddr_sdram[1]" has invalid DQ group assignments

Error: The "2.5 V" I/O standard and/or the "Default" current strength on the pin "mem_dm_from_the_ddr_sdram[1]" is not supported for DDR/DDR2 external memory interfaces

can you tell me how I solve

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.