Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

cyclone V clock pins

Altera_Forum
Honored Contributor II
‎12-30-2015 02:53 PM
1,284 Views

I am developing a new board with cyclone V and I have a dubt about using clock pins. 

1)If CLK1P is used as clock input (single ended LVTTL) can I use CLK1N as regular I/O pin? 

 

 

Thanks ans best regards. 

 

 

Stefano
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-30-2015 07:33 PM
553 Views

Yes, but I think it can be an input only. You can verify this when you assign pins in Quartus. It will tell you if a pin is unavailable as an input or output.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.