Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

ep4ce6f17c8n

MRze
Beginner
‎06-20-2022 06:44 PM
682 Views
Dear Support,
Please help to check and advise if the marking is just normal after acetone test performed.
Please refer to photo for reference.

marking on the packaging is fading after you done the acetone
Preview file
124 KB
0 Kudos

Link Copied

1 Reply
AqidAyman_Intel
Employee
‎06-20-2022 11:54 PM
666 Views

Hi,


Thank you for reaching out to Intel FPGA Community.


From what I got, the situation you faced are completely normal as when you performed the Acetone test, marking wall can be collapsed and EMC dust is removed. We need EMC dust to see the character more clear in laser marked spot.


Regards,

Aqid Ayman


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.