Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

error in signal compiler

Altera_Forum
Honored Contributor II
‎04-21-2010 05:46 PM
1,327 Views

Hi everyone, 

 

I'm using signal compiler in dsp builder; analyzing simulink model was successful but when I try to compile my design it failed: 

"Error: Error during compilation: Failed to update Quartus II project settings" 

I'm using quartus II v8.0 

:) 

Thanks for helping me
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-02-2011 08:06 PM
638 Views

Hi BMX, 

 

Did you have any luck solving this problem? I am getting the same error. 

 

Thank you, 

rushale
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-02-2011 08:20 PM
638 Views

Hi again BMX, 

 

I resolved this error by removing the spaces from my project folder name. The spaces were confusing the Signal compiler. 

 

Best Regards, 

rushale
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.