Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 ディスカッション

how can i configure CycloneII without cable?

Altera_Forum
名誉コントリビューター II
1,696件の閲覧回数

hi everybody !!! 

 

First of all, sorry for my english but i'm french. So my problem it's i want to configure a cycloneII without cable (usbblaster, byteblaster...). Actually i want to do this with a microprocesseur as explain in configuration handbook in PS configuration parts and i don't know how to configure the external memory flash (EPCS16) throught the microprocesseur.  

 

i hope i was clear and thanks for your help. 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=4255
0 件の賞賛
11 返答(返信)
Altera_Forum
名誉コントリビューター II
930件の閲覧回数

If you are using an EPCS serial flash, then the configuration can be loaded by the FPGA in AS mode without involving a processor. You still can use a processor to write the flash, but in can be also programmed through the FPGA, e.g. JTAG indirect programming. 

 

I don't see a particular advantage of the shown configuration schematic.
Altera_Forum
名誉コントリビューター II
930件の閲覧回数

but i don't know how to configure an epcs16 with a processor because i don't have JTAG connector. i don't find in configuration handbook or in google the bus (I²C, SPI or JTAG...) between the processor and memory to program this flash memory. because my final purpose like i said will be to configure the cycloneII without cable (usb blaster, byte blaster...) but just with a processor and a epcs16

Altera_Forum
名誉コントリビューター II
930件の閲覧回数

Pasto, I believe that picture shows a generic flash device, not a configuration device which has the ability to program the FPGA directly. The easiest way to program the configuration device (in Active Serial mode) would be through JTAG indirect (jic) using the JTAG header or through a separate Active Serial header as shown in figure 13-7, both using a programming cable. After that, you won't need to use the cable unless you're updating the configuration device with a different image. Like FvM said, you shouldn't need a processor at all with an EPCS16.

Altera_Forum
名誉コントリビューター II
930件の閲覧回数

So, i can't update a configuration to a cyclone II with just a EPCS16 and a processor connect to a PC without cable ??

Altera_Forum
名誉コントリビューター II
930件の閲覧回数

Is your processor connected to your PC somehow? Unless you have connections from that processor to the configuration device like those in figure 13-7, I'm not sure how else you would program it. Is your system the same one from that attached picture above? Can you attach a piece of your schematic so we can see what you are working with?

Altera_Forum
名誉コントリビューター II
930件の閲覧回数

 

--- Quote Start ---  

So, i can't update a configuration to a cyclone II with just a EPCS16 and a processor connect to a PC without cable ?? 

--- Quote End ---  

 

You can, if the processor is connected to the EPCS device in parallel. But you would want to expose the FPGA JTAG interface for test and debugging purposes anyway.
Altera_Forum
名誉コントリビューター II
930件の閲覧回数

"Is your processor connected to your PC somehow?" => my processor is on a card connect with RS485. 

 

"if the processor is connected to the EPCS device in parallel" => Why in parallel ?? The EPCS is a serial device and i think i can emulate a serial bus like I²C or SPI with the processor and configure my memory like that.  

What do you think about that ??
Altera_Forum
名誉コントリビューター II
930件の閲覧回数

FvM didn't mean parallel data, he meant with parallel bus connections to both the FPGA and processor. JTAG has multiple benefits including easy programming, debug using SignalTap, etc. If you need a board spin, it would really help if you could get that in there. As to your specific question, the Configuration Handbook shows the waveforms necessary to program the device. Sorry, I can't post the link but it's Volume 2, Chapter 3.

Altera_Forum
名誉コントリビューター II
930件の閲覧回数

The processor has to connect to the four SPI lines, and must in addition disable the FPGA side interface by pulling nCS high. To allow active serial FPGA configuration, the processor SPI lines have to be tri-stated. I used this technique in a number of designs. 

 

Alternatively, you can configure the FPGA in PS mode through the processor, or under processor control, as suggested in the (incomplete) schematic in your initial post. Configuration speed will be considerably slower than in FPGA driven AS configuration.  

 

PS would be reasonable, if the involved memory device can't be driven by the FPGA, e.g a parallel flash, or special features are intended, that aren't feasible in AS mode like multiple configurations for Cyclone II.
Altera_Forum
名誉コントリビューター II
930件の閲覧回数

ok thanks, i think i understand and you answer to my other post about spi interface too

Altera_Forum
名誉コントリビューター II
930件の閲覧回数

In my opinion, FPGA can be configured without a cable, it is the PS. 

I did so using MCU(8051) several years before.The steps are following: 

1.translate configure file(like .pof) to hex; 

2.copy data in hex file to a array in C file included in MCU project; 

3.realize the configure timing using c code(function like write_fpga); 

4.then download .out file to MCU,and excute. 

MCU(8051) will write the data in .pof to FPGA,and finally FPGA be configured and go.
返信