Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18644 Discussions

how to achieve 4 channel LVDS ADC read

XQSHEN
Novice
180 Views

Hello,

 

ADC: TI  ADC3422 , 4 channel 12 bit ADC with 50M sample rate, LVDS

FPGA: Intel EP4CE15M9I7N

To read this ADC, so the clock should be as fast as 150MHz at rising and falling edge.

Is there any special IP as DDR RAM ALTPHY required?

Can EP4CE15M9I7N support four channels LVDS up to 150MHz read?

 

XShen1_0-1635687931562.png

 

0 Kudos
1 Solution
EngWei_O_Intel
Employee
154 Views

Hi there

 

Since the LVDS support up to deserialization factor of 10, you can refer to link below to compute for other factors:

https://www.youtube.com/watch?v=02lgfcxSjQA

 

For the spec you mentioned, Cyclone IV shall be supported.

 

Thanks.

View solution in original post

2 Replies
EngWei_O_Intel
Employee
155 Views

Hi there

 

Since the LVDS support up to deserialization factor of 10, you can refer to link below to compute for other factors:

https://www.youtube.com/watch?v=02lgfcxSjQA

 

For the spec you mentioned, Cyclone IV shall be supported.

 

Thanks.

XQSHEN
Novice
130 Views

In adc spec, there is frame clock output, but I am not sure which signal in IP ALTLVDS_RX could match it?

 

Reply