- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Do you use the Tools / IP_Catalog MegaWizard to generate the PLL configuration in the QuartusII tool?
If not, you should.
It can generate a template Verilog instantiation file for you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Correct, Please check the 'Generate' Menu of Platform Designer-> 'Show Instantiate Template' as shown below & provide the 'Top level design signals/wires for instantiation inside braces as highlighted, Template my vary depends on PLL configuration.
For IP Catalog,
Regards,
Vicky
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page