Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

i need a sdc file!!

Altera_Forum
Honored Contributor II
‎02-08-2018 11:44 PM
1,100 Views

hi 

 

 

i created a system with Qsys, but when i compile it i have a trouble with the clock, i think that i need a .sdc file but i don't know how generate it. 

 

 

can somebody help me? My system only needs the a pair of pins from the hps, i followed this tutorial: 

 

 

https://www.youtube.com/watch?v=crwzmsj1jkg&t=371s 

 

 

thanks
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-09-2018 06:06 AM
314 Views

Hi, 

 

Already discussed in thread https://www.alteraforum.com/forum/showthread.php?t=41401 

Refer following documents  

https://www.altera.com/en_us/pdfs/literature/tt/tt_my_first_fpga.pdf 

https://www.altera.com/support/support-resources/design-examples/design-software/timinganalyzer/exm-tq-basic-sdc-template.html 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-09-2018 08:31 PM
314 Views

Online training too. Search for "timing analyzer": 

 

https://www.altera.com/support/training/catalog.html
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.