Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18980 Discussions

i need a sdc file!!

Altera_Forum
Honored Contributor II
902 Views

hi 

 

 

i created a system with Qsys, but when i compile it i have a trouble with the clock, i think that i need a .sdc file but i don't know how generate it. 

 

 

can somebody help me? My system only needs the a pair of pins from the hps, i followed this tutorial: 

 

 

https://www.youtube.com/watch?v=crwzmsj1jkg&t=371s 

 

 

thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
116 Views

Hi, 

 

Already discussed in thread https://www.alteraforum.com/forum/showthread.php?t=41401 

Refer following documents  

https://www.altera.com/en_us/pdfs/literature/tt/tt_my_first_fpga.pdf 

https://www.altera.com/support/support-resources/design-examples/design-software/timinganalyzer/exm-... 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor II
116 Views

Online training too. Search for "timing analyzer": 

 

https://www.altera.com/support/training/catalog.html
Reply