Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

i2c routing through FPGA

rshal2
New Contributor II
‎10-09-2019 07:08 AM
1,225 Views

Hello,

 

 I would please like to ask about AN706:

It states:

"HPS I2C0 is routed through the FPGA interface and acts as a master to various on-board I2C slaves: ...... A bi-directional buffer, ALT_IOBUF, must be added in the design to connect the I2C signals to an external open drain IO. The buffer can be included by instantiating ALT_IOBUF in ghrd_top.v"

I don't understand, what does it mean that " I2C0 is routed through the FPGA" ?

And what is the purpose of ALT_IOBUF ?

 

Thank you!

0 Kudos

Link Copied

1 Reply
EBERLAZARE_I_Intel
Employee
‎11-04-2019 11:25 AM
949 Views

Hi,

 

Based on my understanding, it means that this will act the I2C0 as a master to the on-board I2C slaves.

 

You may find the "ALT_IOBUF" user guide here for more explanation of the IP:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altiobuf.pdf

 

Regards.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.