Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19211 Discussions

input termination on ep4ce22f17c6(de0-nano terasic)

Altera_Forum
Honored Contributor II
878 Views

Hi! Can anybody explain how to enable input termination on ep4ce22f17c6(de0-nano terasic). I read quartus II handbook and cyclone IV handbook, but didn't find necessary information(may be read badly).  

In .qsf I tried to write: 

 

set_location_assignment PIN_A3 -to sdi_rx set_instance_assignment -name IO_STANDARD LVDS -to sdi_rx set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to sdi_rx  

 

and had error  

 

Error (169006): I/O pin "sdi_rx" specifies a Termination logic option setting of Differential, which is not supported by the device 

 

May be ep4ce22f17c6 doesn't support input termination?
0 Kudos
0 Replies
Reply