Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21088 Discussions

layout guidelines for max10

Karunakaran
Beginner
‎10-28-2020 12:01 AM
525 Views

Hi need layout guidelines for max10 devices

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎11-02-2020 07:54 PM
507 Views

Hi,


You may refer to Max 10 development kit board as reference. You can download the reference schematic and layout from https://www.intel.com/content/dam/altera-www/global/en_US/support/boards-kits/max10/max10_10m50daf484c6ges_v15.0.0_RevC.zip.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.