Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

logic primitives iobuf help

Altera_Forum
Honored Contributor II
4,027 Views

the quartus help not give the truth table for this part. give only little information .  

https://www.alteraforum.com/forum/attachment.php?attachmentid=7738  

https://www.alteraforum.com/forum/attachment.php?attachmentid=7737  

 

and were is OE pin ? . and how to active or disable output "i mean the output activated with high or low pulse "
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
3,167 Views

This one is used for bi-directional signals. You have enable signal to choose direction as well as input and output signal to your internal logic. The bi-directional signal goes to outside pin.

0 Kudos
Altera_Forum
Honored Contributor II
3,167 Views

 

--- Quote Start ---  

This one is used for bi-directional signals. You have enable signal to choose direction as well as input and output signal to your internal logic. The bi-directional signal goes to outside pin. 

--- Quote End ---  

 

 

the enable signal high or low
0 Kudos
Altera_Forum
Honored Contributor II
3,167 Views

If it's low, the primitive works as input buffer to fpga. It it's high, the primitive is output buffer.

0 Kudos
Altera_Forum
Honored Contributor II
3,167 Views

 

--- Quote Start ---  

If it's low, the primitive works as input buffer to fpga. It it's high, the primitive is output buffer. 

--- Quote End ---  

 

 

thank you for helping me 

but from were you got this information. because i can't find this information
0 Kudos
Altera_Forum
Honored Contributor II
3,167 Views

The signal polarity is obvious from the definition. All control signals have positive polarity unless explicitely inverted. A signal "oe" does what it's name tells.

0 Kudos
Reply