Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

pll simulation

Altera_Forum
Honored Contributor II
1,345 Views

Hello, 

I have to use a pll in my design. so I've created a pll via megawizard with my needs. 100Mhz clock input and 5nsec shifted clock in the output. 

 

now, I want to simulate my design with modelsim. how can I do that? 

where should I place the PLL.vhd component, I put it inside top.vhd and i am getting errors "Unknown identifier" to all pll I/Os. 

 

can you assist?
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
469 Views

Hello, 

 

Wrap it inside an entity that is then instantiated in your testbench. Keeps the same entity as top in Quartus. 

 

Don't know how correct it is - but it works for me :) 

 

 

M.
0 Kudos
Altera_Forum
Honored Contributor II
469 Views

My design hierarchy is : TestBench -->top level-->Pll 

 

did you do the same?
0 Kudos
Altera_Forum
Honored Contributor II
469 Views

Yeah, pretty much. Modelsim needs an altera library to simulate their things tho, altera_mf if I remember correctly. When defining you pll in the megawizard you need to check off that one also.

0 Kudos
Altera_Forum
Honored Contributor II
469 Views

It works, 

Thanks!!!:)
0 Kudos
Reply