Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

PCIe Legacy Interrupt Handling

About the Quartus II TimeQuest Timing Analyzer

FPGA screen problem; Time requirements not meet

Problem with JTAG

sopc component editor and tcl files

Power Sequencing for Arria II GX devices

Drastic difference in Fmax on Cyclone and Stratix

extend PCIe interrupt with Qsys

SoC solutions

Initial Register Value

FPGA choice for PCIe Gen 2 x8 end-point

super loop for Ethernet not compile

Question about the PCIE descriptor format

SPI analizer with DE0 nano, programming in NIOS II

problem sdram controller read/write FIFOs. NEED HELP !

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage