Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

problem of cyclone 3 jtag, tdi pin id always low

Altera_Forum
Honored Contributor II
‎03-31-2013 08:56 AM
1,077 Views

hi all: 

this something wrong with my ep3c16 fpga.jtag can't scan the divce. tdi pin is always low.between the fpga tdi pin and jtag connector, there is a 100R resis.the voltage of connector side is high level,but the fpga side is loe level. 

if the chip is down?? this is the 3rd chip that same problem.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.