Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Valued Contributor III
1,342 Views

pulse generator (need help)

I want to generate 25Hz,50Hz,100Hz pulse signals! 

 

The singal is bad when I use frequency division! 

 

Is there a better way to generate the signals? 

 

Thank you very much! 

 

--a friend from China!
0 Kudos
5 Replies
Highlighted
Valued Contributor III
3 Views

Re: pulse generator (need help)

how are you dividing the signals? are you gating the clock? 

 

you'd be better off using a PLL or clock enble signals
0 Kudos
Highlighted
Valued Contributor III
3 Views

Re: pulse generator (need help)

Why the signal is bad with frequency division? 

Do you use schematic or HDL code?
0 Kudos
Highlighted
Valued Contributor III
3 Views

Re: pulse generator (need help)

 

--- Quote Start ---  

Why the signal is bad with frequency division? 

Do you use schematic or HDL code? 

--- Quote End ---  

 

i use verilog ,the square wave contains lots of high frequency waves! 

i also use PLL!
0 Kudos
Highlighted
Valued Contributor III
3 Views

Re: pulse generator (need help)

Do you see the high frequency glitches experimentally? 

 

If yes, did your logic analyzer sample your output synchronously? 

If not sampling synchronously, it is normal that you see glitches.  

 

Remember that you only need that the outputs are stable and have the proper values one setup time before the next active clock edge.
0 Kudos
Highlighted
Valued Contributor III
3 Views

Re: pulse generator (need help)

Thank you very much!

0 Kudos