Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

question about signaltap ii

Altera_Forum
Honored Contributor II
‎11-30-2010 03:57 PM
834 Views

hi,all: 

 

...... 

input [2:0]tcm1_stat; 

input clk; 

output alm: 

wire alm; 

 

assign alm=(tcm1_stat==3'b101)?1:0 

...... 

 

why i capture the alm=1 with the signaltap II,but i can't capture the tcm1_stat=3'b101,i am confused. 

 

ps:clk is a global clock,168.04MHz.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.