Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

read/write CFI compatible flash

Altera_Forum
Honored Contributor II
‎09-24-2009 05:06 PM
1,347 Views

I am in the process of extending the capability of a custom FPGA board that contains a Cyclone III and a StrataFlash 256 MByte flash. Currently the board only uses the flash to store configuration data. The FPGA flash interface is configured in AP mode and the flash is currently loaded by an instantiation of the Programmable Flash Loader in HDL. I would like to use this flash as a storage medium for configuration data and user data that would be accessed during operation. Is this a problem somebody has tackled?  

 

As a first step I would like to be able to load the flash with the configuration and user data. Then I would like to configure the device and be able to read random addresses from the memory space representing user data. If that works then I would need to put appropriate user data in and interface that to my custom processing modules. 

  1. Should I use the NIOS II processor to interface to flash? 

  2. If so how would I get the data from the NIOS II processor into custom processing modules on the FPGA. 

  3. How would I inform the NIOS II processor that the custom processing modules are ready for a new piece of data from flash? 

  4. How generalized is the tie in for custom modules in the SOPC Builder? 

  5. Would it be a better approach to write a CFI controller because of ties to custom processing modules? 

  6. Is there a core for a CFI controller that I have overlooked?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-25-2009 06:22 AM
637 Views

Using a CPU is the easiest way of doing it IMHO. There is a CFI flash controller for Nios. 

 

If the data transfer doesn't need to be fast, you can write a simple protocol in software and use PIOs to interface with your modules. As an example a single bit input to the CPU to signal that the module is ready, a parallel output from the CPU with the data, and an additional output to say the data is valid. 

If you need faster transfers, you should have a look at Avalon Streams. You can add a SGDMA to your CPU that can read a block of memory and put it into the stream. The transfer flow can be controlled by your hardware through the ready signal. 

 

Hope this helps!
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-28-2009 02:58 PM
637 Views

Thanks, I appreciate the input on the Nios Processors capabilites. I have not worked with an embedded soft processor so the guidance is very helpful. I'm sure I'll have more to add to this thread as I get further into the design.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.