Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

serial rapidio core throughput

Altera_Forum
Honored Contributor II
‎06-07-2011 01:44 PM
1,127 Views

hi 

i built two boards using SOPC builder which using serial rapidio to transmit and receive, 

features: 3.125 GBS, 1 serial lane, stratix 4, using st pass through and mm avalon. 

i have build a testbench which transmit 20Mbits: 

- avalon st - packet size = 244 bytes. 

- avalon mm - burst size = 244 bytes. 

i am getting throughput of ~1.4GBS, in both cases, less then half from the expected, can anyone tell me how can i increase the throughput?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.