Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

some informatiom about FIR

Altera_Forum
Honored Contributor II
1,110 Views

I want know the resource of the FIR filter create with altera IP need (ALUT memory multiplier). How can I get it ? 

Thank you very much!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
401 Views

build the filter in the MegaWizard (i recommend FIR II) and run it through the mapper and fitter. things like coefficient selection and clock to sample rate ratios will dramatically change resource usage, so its best to run it through the tools

0 Kudos
Reply