Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

some procblem about delay

Altera_Forum
Honored Contributor II
1,204 Views

I have a 50M data stream, But I need it delay 32us matching with other signals. How can I do it? 

Thank you very much
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
529 Views

At 50MHz, you need it to delay it by 1600 clock cycles, using a large shift register. 

 

Depending on the width of your data stream, that may require quite a bit of resources. 

I suggest you use the ALTSHIFT_TAPS function, so the shift register is implemented in RAM.
0 Kudos
Altera_Forum
Honored Contributor II
529 Views

Thank you very much! I think that is a way, however it require so much resources.

0 Kudos
Altera_Forum
Honored Contributor II
529 Views

 

--- Quote Start ---  

Thank you very much! I think that is a way, however it require so much resources. 

--- Quote End ---  

 

 

Yes. if its too many resources either: 

 

1. redesign your system so you dont need such a large delay 

2. get a bigger chip 

3. Use an external ram.
0 Kudos
Reply