Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21603 Discussions

the usage of ALTMEMPHY

Altera_Forum
Honored Contributor II
‎02-07-2012 07:51 AM
1,108 Views

Hi: 

I provided 100M clock to the pll_ref_clk according to the PLL setting,and reset the global_reset_n,there is a clock output at mem_clk port and mem_clk_n port after 6000ns.But the mem_cke is still keep down(the ctl_cke has been pull up and ctl_mem_clk_disable has been pull down).is there anyone knows the reason? 

 

thank you in advance!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.