- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi
i have made a custom board using epc5 (having epcs4). i have made a small program to blink leds. i am able to program the sof file using jtag. but when i try to burn the epcs4 using active serial configuration (pof file), the verification fails. since it fails every time in each of 5 boards, i am sure it is due to some hardware error ! but i am unable to locate the error. attached is the schematics screenshot for the same. please help ! i have also tried burning it using .jam (Error: JTAG ID code specified in JEDEC STAPL Format File does not match any valid JTAG ID codes for device) and .jic (ERROR: Operation failed) file format! i am using quartus II 8.0 full version to compile as well as program the board the board is working if i use sof or jbc file format, but since they arent stored in the configuration device (not sure about jbc file) i have to reprogram the device every time i remove the power. my MSEL configuration is 010 (fast active serial)
Sheet1.pdf
(Virus scan in progress ...)
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I may be missing something but it seems that you forgot to connect the EPCS nCSO and ASDI pins to the FPGA. Also why doesn't the resistor on PDATA use a correct reference designator? Are you sure it got on your PCB?
With a proper connection between the FPGA and the EPCS you should be able to access the flash through the FPGA's JTAG interface and an SFL design. I'm not sure why the verification fails on your hardware when you use the dedicated interface though.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page