Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21595 ディスカッション

uniphy DDR parameter reading from datasheet guide

Altera_Forum
名誉コントリビューター II
1,228件の閲覧回数

Hi, i am new here, i am designing a device that is using the DDR3 with a uniphy interconnection. But i notice there is a lot of parameter that i not sure and wish to confirm. example such as sped grade, latency and also timing. any guide or step by step for this?

0 件の賞賛
2 返答(返信)
Altera_Forum
名誉コントリビューター II
379件の閲覧回数

What are the specific parameters that you are referring? Usually the user guide and datasheet specs would be a useful reference.

Altera_Forum
名誉コントリビューター II
379件の閲覧回数

you may just refer those information from the data sheet closely. and step by step...

返信