Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21594 Discussions

uniphy DDR parameter reading from datasheet guide

Altera_Forum
Honored Contributor II
‎11-15-2015 02:50 PM
1,225 Views

Hi, i am new here, i am designing a device that is using the DDR3 with a uniphy interconnection. But i notice there is a lot of parameter that i not sure and wish to confirm. example such as sped grade, latency and also timing. any guide or step by step for this?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-16-2015 03:04 AM
376 Views

What are the specific parameters that you are referring? Usually the user guide and datasheet specs would be a useful reference.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-16-2015 06:02 AM
376 Views

you may just refer those information from the data sheet closely. and step by step...

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.