Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

Aero compatibility (shadow paging, SMP, x86)

hellfire
New Contributor I
‎12-04-2010 10:05 PM
849 Views
I have implemented VMM with shadow paging. Works fine but there is a compatibility problem with Windows Aero.
When VMM is started with Windows Vista/7 x86 as a guest, the Aero stops to work (windows stop to be transparent). A message "The Desktop Window Manager has encountered a fatal error (0x8898009b)" appears in the event log.
Only SMP systems are affected, bug does not happen when guest OS is runned in UP mode.
I heard this is the common problem and major VM vendors have had to deal with it.
Can you suggest possible reasons of the problem?
Thank you!
0 Kudos

Link Copied

2 Replies
David_O_Intel1
Employee
‎12-09-2010 02:19 PM
849 Views

I was told that Windows Aero requires 3D graphics support. QEMU VGA in virtual platform does not support Direct X, thus Aero is turned off.

David Ott

0 Kudos
Copy link
hellfire
New Contributor I
‎12-14-2010 02:12 PM
849 Views
Several existing VMM implementations (VMware Workstation, Parallels, VirtualBox) are compatible with Aero.
What should be implemented in VMM to provide Direct X support?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.