Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1790 Discussions

How is it possible to have more stalled-cycles-frontend, than cycles?

gostanian__richard
New Contributor I
‎02-11-2020 09:30 PM
746 Views 
I ran a particular workload collecting the following performance counter results. The workload was designed to produce bad results.

But what I don't understand is how is it possible to have more stalled-cycles-frontend, than cycles? I've seen the same pattern on numerous occasions. 

  38,836,869,351      cycles                                                      
  73,845,119,292      stalled-cycles-frontend   #  190.14% frontend cycles idle   
   9,104,536,903      instructions              #    0.23  insn per cycle         
                                                  #    8.11  stalled cycles per insn
       595,996,044      dtlb_load_misses.miss_causes_a_walk                                   
           100,735      itlb_misses.miss_causes_a_walk

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.