Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

Redundancy of "Redirection hint indication" in SDM vol3, 10.11.1

EwanHai
Beginner
‎11-21-2021 07:09 PM
1,130 Views

In SDM vol3, 10.11.1, SDM says :

"Redirection hint indication (RH) — When this bit is set, the message is directed to the processor with the lowest interrupt priority among processors that can receive the interrupt."

If I want to send a msi with lowest interrupt priority mode, I just need to set Delivery Mode in MSI data register to 001B, so what's the meaning of the existance of RH in msi address register? 

 

[I had posted this question on https://community.intel.com/t5/Processors/Redundancy-of-quot-Redirection-hint-indication-quot-in-SDM-vol3/m-p/1337672#M54898 , and forum manager told me to ask question here. so do not blame me on repost-questioning.]

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.