Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Scope of IA32_PERF_FIXED_CTR_CTRL Register

Samuel_M_1
New Contributor I
1,536 Views

Does anyone know the scope of the MSR:

IA32_PERF_FIXED_CTR_CTRL

on SandyBridge? It is not listed in Table 35-11 of the Intel SDM Vol 3, where the scope of similar MSRs such as IA32_PERF_GLOBAL_CTRL is given.

0 Kudos
3 Replies
Patrick_F_Intel1
Employee
1,536 Views

The scope of the MSR is 'per hw thread'.

The MSR (38dh) is listed in table 35-2 as an architectural MSR but the scope isn't listed.

I'll check with the SDM owner to see if we can get the scope listed in the table.

Pat

0 Kudos
Samuel_M_1
New Contributor I
1,536 Views

Thank you Patrick. 

0 Kudos
Bernard
Valued Contributor I
1,536 Views

 Scope of IA32_FIXED_CTRx( starts at MSR addressing space 0x309) which is conrolled by IA32_PERF_FIXED_CTR_CTRL is per thread.

Moreover you can set 21 bit of IA32_PERFEVTSELx to enable counters on all logical processors thus mapping measurement to any thread which happens to be executed by logical processor.If bit 21 == 0 only specified in IA32_PERFEVTSELx logical processor's thread is measured.

0 Kudos
Reply