Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
Intel places Platform Firmware Resilience root-of-trust code for Intel® MAX® 10 FPGAs into public domain on GitHub to protect 3rd Gen Intel® Xeon® Processor Platforms
04-07-2021
Intel® Platform Firmware Resilience (PFR) is an FPGA-based root-of-trust security solution designed ...
0
Kudos
0
Comments
|
Intel® FPGA enables new levels of security for 3rd Generation Intel® Xeon® Scalable CPU (code named Ice Lake) Server Platform
10-21-2020
Earlier this month Intel released details about several new security technologies associated with th...
0
Kudos
0
Comments
|
Need a power sequencer? Here’s one that sequences as many as 144 voltage rails and fits in an Intel® MAX® 10 FPGA or MAX® V CPLD
09-28-2020
CPUs, SoCs, FPGAs, and ASICs generally need carefully timed sequencing of voltages on their various ...
0
Kudos
0
Comments
|
Community support is provided Monday to Friday. Other contact methods are available here.
Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
For more complete information about compiler optimizations, see our Optimization Notice.