Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
404 Discussions

HLS and Time-Division Multiplexing

ArthurDent
New Contributor I
818 Views

Hi

E.g. when designing a filter using the "FIR II IP Core" you specify both the input sample rate and the clock speed: When the clock rate is far larger than the sample rate the filter generated uses very few DSPs and logic resources.

Is it possible to do the same with HLS?

Will HLS get Time-Division Multiplexing support?

BR

AD

0 Kudos
1 Solution
MuhammadAr_U_Intel
145 Views
Hi, HLS has always supported resource sharing like what you are asking for, but you would need to code the behavior. Resource sharing is generally achieved by putting the hardware you would like to share in a loop or a task (See Systems of Tasks documentation and tutorials available in 19.1). - /examples/tutorials/best_practices/resource_sharing_filter/ - /examples/tutorials/system_of_tasks/resource_sharing/ Thanks, Arslan

View solution in original post

1 Reply
MuhammadAr_U_Intel
146 Views
Hi, HLS has always supported resource sharing like what you are asking for, but you would need to code the behavior. Resource sharing is generally achieved by putting the hardware you would like to share in a loop or a task (See Systems of Tasks documentation and tutorials available in 19.1). - /examples/tutorials/best_practices/resource_sharing_filter/ - /examples/tutorials/system_of_tasks/resource_sharing/ Thanks, Arslan

View solution in original post

Reply