- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, I'm a Xilinx Customer and I would like to buy and try an FPGA SoC of the Intel family. I have different designs where I use an AXI Interconnects (AXI SmartConnect IP) to interface some hardware accelerators with the Processing System. Does Intel FPGA provide a similar AXI Interconnect IP?
Thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
There are 4 Intel FPGA SoC board variants that provides similiar AXI Interconnect;
First 3 Intel FPGA SoC boards are the Cyclone V, Arria V, and Arria 10 device; On these devices the bridges are AMBA AXI-3 compliant and support simultaneous read and write transactions. Up to three masters in the FPGA fabric can share the HPS(hard processor system) SDRAM controller with the processor.
The 4th is the Stratix 10 devices; On this device the FPGA-to-HPS bridge implements the AXI Coherency Extension (ACE) protocol, and passes through the CCU(cache coherency unit) block.
More info about the difference between these Intel FPGA SoC boards;
https://www.intel.com/content/www/us/en/programmable/documentation/cru1463082726154.html
Hope this information helps you, feel free to ask more questions.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page