FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Add Block-CRC verification acceleration support ????

Altera_Forum
Honored Contributor II
1,014 Views

Hallo 

 

In the PFL IP core settings there is this option to to turn or Add Block-CRC verification acceleration support. The description says ''adds a block to accelerate verification (only available if you choose CFI parallel Flash) "".  

 

What is the advantage of having this block turned on or off? If i turn it off, does it affect the performance in a way?  

 

 

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
105 Views

Hi, 

 

By default, CRC option is enabled. 

Which protect against common types of errors on communication channels. 

If CRC option is disabled, we can still program flash but we may face data corruption which can be detected during operation. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor II
105 Views

Hallo 

 

Thanks a lot for your reply. I was just concerned because turning on/off the block makes a change in the number of L,E used. And when i turn off this option i just found out that i could use a smaller MAX device with lower L.E count just to reduce the cost, but after your reply it looks like, to keep the block turned on and use a bigger MAX device is a better idea.  

Sorry for the late reply, for some reason, i didn't get a e-mail notification of your answer.
Altera_Forum
Honored Contributor II
105 Views

How much were you able to reduce the cost for btw, Shauk? That's very interesting.

Reply