FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Any well to reduce ddr2 Uniphy resource usage

XQSHEN
Novice
258 Views

It's too huge resource used by DDR2 UNIPHY IP.

Is there any special setting I can use to reduce it?

0 Kudos
2 Replies
sstrell
Honored Contributor III
234 Views

Which device family/device are you using?  Is your concern power?  Lack of available resources to fit your design?

yoichiK_intel
Employee
221 Views

Hi

 

In the Controller settings tab there is Efficiency parameter and there is some option could reduce the resource.

 

1. lower the command Queue Look-ahead depth.   

2.  disable reordering option.

 

Just be aware the those option may make the controller to be less efficient.

 

Reply