FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

Arria 10 Device Specifications

New Contributor I

I want to dynamically reconfigure the line rate of my transceivers on an Arria 10 FPGA. When looking at the register map of the ATX PLL I noticed the configuration capabilities for the LC-tanks and loop filters. My question is, where to find the specifications for the bandwidths of the respective filters, VCO and PFD (I have already checked the Transceiver guide and the device data sheet and couldn't find the relevant data, the TCL scripts for generating the ATX PLL also show only variables, but no values, for the devices).


Thanks for help.

0 Kudos
1 Reply
HI, What you are looking for is the ATX PLL internal spec that's not available in FPGA datasheet doc. Intel FPGA recommendation to customer is to use the auto mode to let Quartus auto configure the ATX PLL optimal setting for user rather than let user manually tweak the setting themself. Thanks. Regards, dlim
0 Kudos