FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Avalon-mm bus controller

chipper
Beginner
‎06-14-2024 10:01 PM
508 Views

Hi,

I am trying to have an Intel IP generate Avalon bus master communicate with my own IP modules. I want these modules to be Avalon-mm slaves.

 

All the documentation I see on Aavalon bus shows the interconnect done with Platform Designer (QSYS). Is it possible to develop one own's interconnect?

 

Thanks,
David

0 Kudos

Link Copied

1 Reply
sstrell
Honored Contributor III
‎06-17-2024 10:24 AM
446 Views

Sure but then you won't be using Platform Designer.  You can create custom components that follow the Avalon spec and work in Platform Designer which automatically builds an interconnect for you or you can manually instantiate your custom designs in code, but then the arbitration logic and everything else PD provides is now up to you.

What's your goal here?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.