FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Cyclone V + Jesd + Transceiver Debug

Altera_Forum
Honored Contributor II
799 Views

Hi All! 

 

I develop a JESD204B (subclass1) based system. 

I use Cyclone V GT, Terasic DE1 and ADC board http://dallaslogic.com/prod_dev-adc34j/  

 

Firstly, I developed an Altera JESD IP Core based system. 

But then I created a simplier system with one Custom PHY Transceiver core, reconfiguration controller and try to get initial synchronization data from it (K28.5 from ADC) debugging it in Signal Tap. 

 

I assert and deassert reset of the Transceiver's Core PLL from NiosII via pio at the beginning after ADC initialization, and then get the Transceiver core locked to ref and data state. It means that core detects the serial bit stream from ADC and gets synchronized with it. 

 

But the data on the parallel port of the core is far from 0xBC (K28.5) and I can't understand what it represents itself as well is it real data from the detected bit stream or some wrong unresetted value(?). 

 

The question is: 

 

Do I need to control the Custom Transceiver PHY from NiosII and do some special adjustments, or the initial mgmt hardware reset of the PHY & reconfig controller is the enough condition for proper core operation?
0 Kudos
0 Replies
Reply