FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
6065 Discussions

DDR3 IP internal Timing problem

SYou1
Beginner
316 Views

客户使用DDR3 IP的做了一个最小系统,使用了全部6个port,每个port时钟都不一样,现在每个时钟(都小于125Mhz)到IP内部的时钟都出现了时序问题。请问下IP内部是如何同步时钟的?是否能忽略

谢谢

0 Kudos
3 Replies
BoonT_Intel
Moderator
191 Views

Hi Sir,

Yes the timing violation between MPFE port can be safely ignore. See this KDB for details 😃

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

SYou1
Beginner
191 Views

Thanks a lot!

BoonT_Intel
Moderator
191 Views

You are welcome.

Reply