PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I am using DDR4 in DE5a-NET DDR4 board. I don't know why the controller IP has no SDA and SCL for the I2C. Should I write it by myself? If I want to use the port. Thanks.
Dear Peter, Yes the DDR4 IP only have the avalon mm (AMM) port for user access. If you want to use it for SDA and SCL, you have to write an custom logic that translate AMM to SDA and SCL.
