DSP Builder IP simulation in Modelsim_Altera

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DSP Builder IP simulation in Modelsim_Altera

981 檢視

I have cyclone II board Quartus II and DSP builder v6.0, and I am working on image processing project.

I have used Deinterlacer, chroma resampler, color space converter and scaler MegaCore function in my design.

I want to use modelsim to simulate my design.

As Quartus II megawizard plug in manager, In dsp builder IP GUI there is no "setup Simulation tab".

I have read simulation section in Quartus II volume 3 and DSP Builder user user guide and dsp builder manual but I could not come to know how to simulate dsp builder IP's in modelsim.

Can anyone guide me how can I simulate dsp builder IP in modelsim????

Thank You

連結已複製

0 回應

週一至週五提供社區支援。請點選這裡查看其他聯絡方式。

Intel 不會確認所有解決方案，包括但不限於可能出現在這個社群的任何檔案傳輸。因此，Intel 不承諾任何明示與暗示保證，包括但不限於適售性的暗示保證、適用於特定用途和無侵權，以及肇因於履行過程、交易過程或商業慣例的任何保證。

如需有關編譯器最佳化更完整的資訊，請參閱最佳化公告.