FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6380 Discussions

Ensuring synchronizer with a static flip-flop in Cyclone 10 Gx

pkat
Beginner
665 Views

Hello,

In Cyclone 10 Gx FPGA how do I make sure that the HDL synchronizer design will synthesize using Static flip-flops instead of dynamic flip-flops? By Static flip-flop I am referring to flip-flop that has regenerative design at the back-end.  Perhaps this FPGA has no static flip-flop anyhow? I look forward to your feedback. Thank you

0 Kudos
3 Replies
SyafieqS
Moderator
638 Views

Hi Pankaj,


Are referring to this type of static and dynamic flip flop? in the below below.

https://en.wikipedia.org/wiki/Flip-flop_(electronics)

How did you determine in Quartus the HDL synchronizer is using the dynamic flip flop? Is it some configs in there in the QP regarding this? 


Thanks,

Regards



0 Kudos
pkat
Beginner
628 Views

Hello,

Please see the following link for description on Dynamic Flip-flop

https://web.stanford.edu/class/ee183/handouts/synchronization_pres.pdf

I do not know of any option within Quartus to choose the type of FF and therefore I posted the original question wondering if I can constrain on FFs so that only static FFs are chosen for synchronizer design.

Thanks

0 Kudos
sstrell
Honored Contributor III
612 Views

No, there are not different kinds of flip-flops like this.  The Quartus Prime software can identify synchronizer chains and place and route the registers to maximize MTBF.  Some online trainings that might be helpful:

https://www.intel.com/content/www/us/en/programmable/support/training/course/odswcdcc.html

https://www.intel.com/content/www/us/en/programmable/support/training/course/odsw1113.html (older but might still be relevant to your question)

The setting in Quartus:

https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#logicops/logicops/def_analyze_metastability.htm

 

0 Kudos
Reply