FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Error in Altera 10Gbps MAC documentation

Altera_Forum
Honored Contributor II
999 Views

The description field of register tx_preamble_control (byte offset 0x4400) reads incorrectly. It reads as if there are two control bits, instead of one.

0 Kudos
0 Replies
Reply